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Ch a p ter  1  
I ntr odu cti on a nd M oti v a ti on 
 With the advent of many wireless and p ortab le ap p lic ations, p ower has b ec ome one 
of the most c ritic al desig n c onstraints for desig ners. A s the tec hnolog y sc ales down, the 
leak ag e p ower c ontrib u tion to the total p ower has b een inc reasing  [F ig  1.1]. I t c ontrib u tes to 
ab ou t 18 %  in 13 0 nm and is ex p ec ted to c ontrib u te u p to 5 0 %  of the total p ower at 6 5 nm 
tec hnolog y [14 ].  
F i g u r e  1. 1: A c t i v e / L e a k a g e  P o w e r  
 
 
 A s shown in F ig u re 1.2 , the marg in b etween the ac tive and su b  threshold p ower has b een 
shrink ing  as g ate leng ths dec rease.  The c ontrib u tion of leak ag e or the static  p ower c alls for 
new desig n methodolog ies with leak ag e p ower as an imp ortant c riterion. A s tec hnolog y 
sc ales down, the su p p ly voltag e dec reases and the threshold voltag e needs to b e redu c ed 
ac c ording ly in order to maintain p erformanc e. H owever, this resu lts in an ex p onential 
inc rease in su b  threshold leak ag e. H enc e leak ag e aware desig ns are b ec oming  inc reasing ly 




 L ow p ower desig n tec hniq u es c ou ld b e ap p lied to variou s levels of ab strac tion, rig ht 
from the arc hitec tu re level, all the way down to the devic e level. To g et the b est p ossib le 
desig n op timiz ed for p ower, we shou ld resort to a holistic  p ower minimiz ation ap p roac h that 
op timiz es all c omp onents of p ower. There are other sou rc es of p ower dissip ation as desc rib ed 
in the following  sec tion.  
F i g u r e  1. 2: P o w e r  d e n s i t y  V s  l e a k a g e  a n d  A c t i v e  p o w e r  [17 ] 
 
     
S o u r c e s  o f  P o w e r  d i s s i p a t i o n   
There are three main sou rc es of p ower dissip ation in CM O S  Circ u its and they c an b e 
c ateg oriz ed as 
1. S witc hing  p ower  (  P switching) 
2 . I nternal  P ower(  P I nte r na l ) 
3 . L eak ag e P ower ( P l e a k a ge ) 




The main c omp onents of total p ower dep end on the op erating  mode of the c irc u it.    
Dynamic Power 
         Dynamic  p ower ( P switching + P I nte r na l ) is the dominant c omp onent in ac tive mode.  
S witc hing  p ower is du e to c harg ing  and disc harg ing  of load of c ap ac itanc es.  I n static  CM O S  
c irc u its, when 
     n pT in dd TV V V V< < −  
w h er e V in  i s th e vo l ta g e c h a n g i n g  a t o n e i n p u t o f  th e g a te,  w h i l e th e vo l ta g es a t o th er  
i n p u ts r ema i n  stea d y ,  th e p u l l  u p  a n d  p u l l  d o w n  n etw o r k  c o n d u c t si mu l ta n eo u sl y  a n d  
a  sh o r t c i r c u i t p a th  ex i st f o r  d i r ec t c u r r en t f l o w  f r o m V D D  to  G N D  .  Th e p o w er  
d i ssi p a ted  d u e to  th e sh o r t c i r c u i t c u r r en t f l o w i n g  th r o u g h  V D D  to  G N D  i s k n o w n  a s 
th e sh o r t c i r c u i t p o w er  o r  th e i n ter n a l  p o w er  d i ssi p a ted .  Th e su m o f  sw i tc h i n g  a n d  
sh o r t c i r c u i t p o w er  i s th e d y n a mi c  p o w er  d i ssi p a ted  i n  th e c i r c u i t g i ven  b y  th e 
f o l l o w i n g  eq u a ti o n .  
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S t at ic Power 
The sec ond maj or c omp onent of p ower is the leak ag e p ower whic h is mainly 
du e to leak ag e c u rrent in ac tive and standb y c u rrent in the c irc u it. The maj or sou rc es 
of leak ag e c u rrent are  
1. S u b  threshold L eak ag e ( I S U B ):  The c u rrent whic h flows from the drain to the sou rc e 
of a transistor op erating  in the weak  inversion reg ion. L eak ag e p ower c an  b e 




















     A s seen from the ab ove eq u ation, su b  threshold c u rrent has an ex p onential relationship  
with the Vth–threshold voltag e.  Dec reasing  the threshold voltag e inc reases the su b  
threshold c u rrent ex p onentially and vic e versa.  
2 . G ate L eak ag e ( I G):  The c u rrent that flows direc tly from the g ate throu g h the ox ide to 
the su b strate du e to g ate ox ide tu nneling  and hot c arrier inj ec tion. 
3 . G ate I ndu c ed Drain L eak ag e ( I GI D L ):  The c u rrent whic h flows from the drain to the 
su b strate indu c ed b y a hig h field effec t in the M O S F E T drain c au sed b y a hig h VDG . 
4 . R everse B ias J u nc tion L eak ag e ( I R E V ):  The c u rrent c au sed b y minority c arrier drift 
and g eneration of elec tron/ hole p airs in dep letion reg ions. 
 
F i g u r e  1. 3    S o u r c e s  o f  l e a k a g e  c u r r e n t  i n  N M O S  Tr a n s i s t o r  
 
 
 The ex p onential natu re of leak ag e fu rther c alls for effic ient tec hniq u es for low p ower 




L e a k a g e  P o w e r  R e d u c t i o n  Te c h n i q u e s   
L eak ag e redu c tion tec hniq u es c an b e g rou p ed into two main g rou p s dep ending  whether they 
redu c e the standb y leak ag e or ru ntime leak ag e [4 ]. S tandb y leak ag e methods are methods that 
redu c e leak ag e of devic es that are idle. O n the other hand, ru ntime leak ag e redu c tion 
tec hniq u e minimiz es leak ag e p ower of devic es in ac tive mode. Traditionally, ru ntime leak ag e 
p ower has b een less of a c onc ern than standb y leak ag e sinc e dynamic  p ower dissip ation has 
b een the main c ontrib u tor to p ower dissip ation du ring  the ac tive mode. S ome of the 
freq u ently u sed leak ag e redu c tion tec hniq u es are desc rib ed b elow.  
 
Power G at ing    
O ne of the ways to redu c e leak ag e in standb y mode is to tu rn off the voltag e su c h that the idle 
p arts of the c irc u it don’ t dissip ate p ower. This is ac hieved b y u sing  one P M O S  and one 
N M O S  transistor in series with eac h log ic al b loc k  as shown in the F ig u re 1.4  
The N M O S  and P M O S  sleep  transistors c reate a Virtu al VDD and Virtu al G N D. 
When the c irc u it is in ac tive mode, the sleep  transistors are O N  and the c irc u its fu nc tion 
normally. When the c irc u it is in idle mode, the sleep  transistors are tu rned off and the g ate is 
disc onnec ted from the p ower and g rou nd. I n p rac tic e, only one sleep  transistor is nec essary 
and N M O S  transistors are u sed as they have a lower on-resistanc e.  
 I n order to mak e p ower g ating  effec ting  in redu c ing  the leak ag e p ower du ring  standb y 
mode, the threshold voltag e of sleep  transistor mu st b e hig h. To g u arantee the p rop er 
fu nc tionality of the c irc u it, the sleep  transistor has to b e c arefu lly siz ed to dec rease its voltag e 
drop  while it is on as a resu lt of having  a hig h threshold voltag e [2 ].The area overhead and 
dynamic  p ower c onsu mp tion inc reases with siz e of transistors. Therefore, it is hard to ac hieve 





F i g u r e  1. 4 : P o w e r  G a t i n g  C i r c u i t  
 
I np u t  V ect or C ont rol   
I t is fou nd that leak ag e c u rrent of a g ate is a strong  fu nc tion of its inp u t c omb ination 
[1]. The main reason for this dep endenc y is that the inp u t vec tor valu es affec t the nu mb er of 
off transistors in b oth N M O S  and P M O S  network s of the g ates. Tab le 1.1 shows the 
differenc e leak ag e valu e for all inp u t c omb inations of a 2 -inp u t N A N D g ate [3 0 ] b u ilt in a 
0 .18 u m tec hnolog y with 0 .2 V threshold voltag e and a 1.5 V su p p ly voltag e. 
Ta b l e  1. 1: Th e  l e a k a g e  c u r r e n t  v a l u e s  f o r  2-i n p u t  N A N D  g a t e  
I n p u t 
A B 
Lea k a g e 
C u r r en t ( n A)  
0 0 23. 06 
0 1 51. 42 
1 0 47. 15 





A s it c an b e seen from the ab ove tab le, the leak ag e c u rrent strong ly dep ends on the inp u t 
vec tor. The max imu m leak ag e is ab ou t three times the minimu m leak ag e. Therefore, the g oal 
is to find the inp u t c omb ination that max imiz es the nu mb er of off transistors or minimiz es the 
leak ag e c u rrent in all stac k s ac ross the c irc u it. O nc e the inp u t vec tor with minimu m leak ag e 
c u rrent, M L V, is determined, we c an switc h the inp u t of the c irc u it to this minimu m inp u t 
c omb ination when it is idle to redu c e the standb y p ower c onsu mp tion. I n [3 2 ] it’ s shown that 
the M L V p rob lem is N P -c omp lete and the au thors also p rop ose a g ate rep lac ement tec hniq u e 
whic h c an b e c omb ined with inp u t vec tor c ontrol to sig nific antly imp rove the leak ag e 
redu c tion and redu c e the ru n-time c omp lex ity. 
T h res h ol d  V ol t ag e M anip u l at ion 
A  devic e with hig h threshold dissip ates less leak ag e p ower than a devic e with low 
threshold voltag e. The relationship  of threshold voltag e with delay and leak ag e of a g ate 
c ou ld b e u sed to redu c e leak ag e effec tively in a c irc u it. There are many methods that ex p loit 
the relationship  b etween leak ag e, delay and threshold.  
           Variab le Threshold CM O S  is one of the methods where in threshold voltag e of a 
devic e c an b e c ontrolled b y the su b strate b ias. H enc e, we c ou ld have a hig h threshold du ring  
the stand-b y mode while having  a low threshold du ring  the ac tive mode [8 ]. Thu s the off-
c u rrent is very low du e to hig h-Vth devic es, the on-c u rrent c an b e c hang ed ac c ording ly in the 
ac tive mode. A  self-su b strate b ias c irc u it is u sed to c ontrol the b ody b ias to g et different 
voltag es while op erating  in different modes. 
Threshold voltag e of devic es c ou ld also b e c hang ed u sing  mu ltip le c hannel leng ths 
[3 1]. L ong er transistor leng ths are u sed to ac hieve hig h-threshold devic es b u t they also tend 
to inc rease the g ate c ap ac itanc e whic h in tu rn inc reases the dynamic  p ower dissip ation. 




has lower p roc ess c omp lex ity as mu ltip le mask s aren’ t req u ired as in c ase of mu ltip le 
threshold p roc esses.  
Du al-Vth tec hniq u e is one of the alternate ways to redu c e leak ag e where in there are 
two flavors of every p ossib le g ate [7] – a H ig h threshold c ell ( H VT) and a L ow threshold Cell 
( L VT). H aving  a desig n with all L VT c ells wou ld mak e the desig n faster b u t leak ier. 
H owever, at this p oint in time, we p rop ose a methodolog y to b etter op timiz e leak ag e. N ot all 
c ells in the desig n are in the c ritic al p ath. H enc e we c ou ld mak e ou r c ritic al p aths faster and 
meet the timing  c onstraint while rec overing  leak ag e from the non-c ritic al p aths. The non-
c ritic al p aths c ou ld in theory c ontain as many low leak ag e c ells as p ossib le. This alg orithm is 
imp lemented in many of the state-of-the-art E DA  tools su c h as S ynop sys Desig n Comp iler. 
Thu s, g iven two lib raries, H VT and L VT standard c ell lib raries, we c ou ld u se b oth the 
lib raries ap p rop riately and save on leak ag e withou t violating  the timing  c onstraint. 
        Transistor level Du al-Vth desig n is another fu rther towards leak ag e minimiz ation. I t 
has b een p reviou sly p rop osed in [10 , 2 0 , 2 4 ]. The motivation for the methodolog y c omes 
from the limits of well du al threshold flows. I n eac h of the H VT and L VT lib raries, it shou ld 
b e ob served that all the transistors b elong ing  to every c ell/ g ate have hig h threshold or low 
threshold. F or ex amp le, a simp le N A N D2  c ell c onsists of two N M O S  and two P M O S  
transistors. I n the H VT version of this c ell, b oth N M O S  transistors u se N M O S  hig h Vth 
devic es and b oth P M O S  u se P M O S  hig h Vth devic es .The same analog y holds well in c ase of 
the L VT version of this c ell. H owever, the fou r different transistors c ou ld p otentially have 
different threshold c onfig u rations ( hig h/ low). This wou ld fu rther redu c e the leak ag e p ower of 
eac h c ell. The c ontrib u tion of the work  is to imp lement a M ix ed-Vth lib rary u nder p rac tic al 
indu strial environment and develop  a methodolog y to integ rate it in the desig n flow of an 
A S I C.  
The g oal of this researc h work  is to b u ild a methodolog y to redu c e static  leak ag e 




level mu lti-Vth ap p roac h. F irst step  towards b u ilding  the methodolog y is to b u ild a lib rary 
with mu ltip le thresholds in the transistor level.  The sec ond step  is to b u ild a desig n flow so 
as to integ rate it in the ex isting  desig n flow of an A S I C and redu c e leak ag e effec tively.  
The c ontrib u tion of the c u rrent work  c omes from the fac t of g iving  desig ners a new 
lib rary to p lay with early in the synthesis p hase of the desig n so as to g et the max imu m 
saving s in terms of leak ag e p ower withou t any trade-offs in delay. A n ac c u rate 
c harac teriz ation of eac h mu lti-Vth c ell for variou s load and slew rang es also mak es su re 
resu lts are ac c u rate enou g h for analysis. P rac tic al desig n methodolog y is p rop osed for sing le 
and mu lti stag e c ells c onsidering  the leak ag e and timing  c harac teristic s of eac h mu lti-Vth 
c ell. S eamless integ ration into the ex isting  desig n flow mak es it very mu c h p rac tic al and 

















Ch a p ter  2 :  D esi gn F low  
A S I C  D e s i g n  F l o w  
A p p lic ations S p ec ific  I nteg rated Circ u its or A S I Cs are, as the name indic ates, non-
standard integ rated c irc u its that have b een desig ned for a sp ec ific  u se or ap p lic ation. 
G enerally an A S I C will b e desig ned for a p rodu c t that will have a larg e p rodu c tion ru n, and it 
may c ontain a very larg e p art of the elec tronic s needed on a sing le integ rated c irc u it. A s 
estimated, the c ost of an A S I C desig n is hig h, and therefore they tend to b e reserved for hig h 
volu me p rodu c ts. 
F i g u r e  2. 1: A S I C  D e s i g n  F l o w  [28 ] 
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Desp ite the c ost of the desig n of an A S I C, they c an b e very c ost effec tive for many 
ap p lic ations where volu mes are hig h. I t is p ossib le to tailor the desig n of the A S I C to meet 
the ex ac t req u irement for the p rodu c t and u sing  an A S I C c an mean that mu c h of the overall 
desig n c an b e c ontained in one integ rated c irc u it and the nu mb er of additional c omp onents 
c an b e sig nific antly redu c ed. A s a resu lt they are widely u sed in hig h volu me p rodu c ts lik e 
c ell p hones or other similar ap p lic ations, often for c onsu mer p rodu c ts where volu mes are 
hig her, or for b u siness p rodu c ts that are widely u sed.  
F ig . 2 .1 desc rib es b asic  A S I C b ased desig n flow.  Desig n entry refers to the 
desc rip tion of the intended dig ital desig n in a hardware desc rip tion lang u ag e. 
( Verilog / VH DL ). L og ic  S ynthesis is a p roc ess b y whic h an ab strac t form of desired c irc u it 
b ehavior ( typ ic ally reg ister transfer level ( R TL ) or b ehavioral) is tu rned into a desig n 
imp lementation in terms of log ic  g ates. S ystem P artitioning  deals with dividing  an A S I C into 
modu les. P re layou t simu lation is done u sing  the R TL  to c hec k  if the desig n meets the 
fu nc tional sp ec ific ation. F loor p lanning  refers to the arrang ement of b loc k s of netlist on the 
c hip .  P lac ement dec ides the loc ation of c ells in a b loc k . R ou ting  mak e the c onnec tions 
b etween c ells and b loc k s. E x trac tion determines the resistanc e and c ap ac itanc e of the 
interc onnec t.  P ost layou t simu lations refer to the desig n validation after tak ing  into ac c ou nt 
real wire and interc onnec t delays.  I t shou ld b e noted that this flow is normally iterated many 






P o w e r -D r i v e n  D e s i g n  F l o w   
P ower is one of the most c ritic al desig n c onstraints of modern S O C desig n and henc e 
p ower op timiz ation tec hniq u es have b een u sed in every desig n level. F or ex amp le, F ig . 2 .2  
desc rib es the p ower aware desig n flow at reg ister transfer level ( R TL ) that tak es a R TL  
desig n sp ec ific ation and p rodu c es p ower op timiz ed netlist. Desig n Comp iler and P ower 
Comp iler are state-of-the-art synthesis tools from S ynop sys I nc , a leading  E DA  c omp any.  
F i g u r e  2. 2:  P o w e r  A w a r e  D e s i g n  F l o w  [27 ] 
  
 
The ab ove fig u re dep ic ts the p ower flow u sed b y p ower c omp iler. P ower op timiz ation c an b e 




tec hniq u es u sed for p ower op timiz ation. The ac c u rac y of p ower c alc u lations dep ends on the 
ac c u rac y of the switc hing  ac tivity annotated to the desig n. S witc hing  ac tivity is c alc u lated 
u sing  R TL  or g ate-level simu lation and stored in a S A I F  file. F orward S A I F  files, whic h are 
g enerated b y P ower Comp iler, and c ontain any information req u ired b y H DL  simu lation to 
g enerate the req u ired switc hing  ac tivity. B ac k ward S A I F  files, whic h are g enerated b y H DL  
simu lation, are the ac tu al switc hing  ac tivity information u sed b y P ower Comp iler to c alc u late 
p ower valu es. 
  Tec hnolog y lib rary is a k ey p art of A S I C desig n. M ost A S I C vendors su p p ly a c ell 
lib rary that c onforms to the desig n ru les of the vendor. E very desig n is synthesiz ed for the 
g iven c ell lib rary. Different sou rc es of p ower dissip ation c an b e op timiz ed b y variou s low 
p ower tec hniq u es. F or ex amp le, c loc k  g ating  and op erand isolation redu c e the dynamic  
p ower dissip ation. U sing  mu ltip le threshold c ell lib raries is one of the most effec tive leak ag e 
op timiz ation tec hniq u es. I t refers to having  two c ell lib raries for synthesis:  one with H ig h 
threshold voltag e ( H VT) and the other with L ow threshold voltag e ( L VT). The tradeoff is that 
H VT c ells are slower b u t have low leak ag e, while L VT c ells are faster b u t have hig h leak ag e. 
Du al-Vth desig n u ses b oth lib raries to minimiz e leak ag e u nder the g iven timing  c onstraint b y 
u sing  L VT c ells on c ritic al p ath and H VT c ells on non c ritic al p ath.   
 A lthou g h researc h and p rac tic e on c ell level du al-Vth desig n ab ou nd, there is little 
work  rep orted on transistor level du al-Vth desig n, esp ec ially how to integ rate it into ex isting  
E DA  tools. This work  fills this g ap  b y b u ilding  a mix ed threshold lib rary ( M VT) where the 
Vth may b e different for transistors within the same lib rary c ell. S u c h lib rary will have timing  
and p ower c harac teristic s b etween L VT and H VT lib raries. We fu rther p rop ose a p ower 
aware desig n flow to su p p ort the desig n for leak ag e p ower op timiz ation u sing  su c h M VT 





Ch a p ter  3 :  R ela ted W or k on D u a l-V th  D esi gn T ech ni q u es 
G a t e  L e v e l  D u a l -V t h  D e s i g n  
   The leak ag e in a transistor is mainly du e to the su b  threshold leak ag e c u rrent. The su b  
threshold c u rrent is the weak  inversion c u rrent b etween the drain and sou rc e when the g ate 
level is less than the threshold voltag e. Du e to ex p onential relationship  b etween su b  threshold 
c u rrent and Vth, an inc rease in Vth c an resu lt in orders of mag nitu de of leak ag e redu c tion. 
H owever, this also imp ac ts the delay of the g ate/ c ell.  S p ec ific ally, the g ate delay inc reases 







where Vdd is the su p p ly voltag e, C is c ap ac itanc e, and alp ha is a tec hnolog y dep endent 
c onstant b etween 1 and 2 . 
Du al Vth essentially means having  two sets of N M O S  and P M O S  thresholds for every 
g ate/ c ell. A  cell is the fu ndamental log ic  b loc k  and is the b asic  element in the g ate level 
netlist.  I n a hig h Vth c ell, all transistors within a sing le c ell are of hig h threshold and same 
analog y holds g ood for a low Vth c ell.  A  hig h Vth c ell in g eneral is slow and has very low 
leak ag e. H owever, a low threshold c ell has very hig h leak ag e b u t is mu c h faster. G ate level 
du al-Vth refers to having  same threshold for all the transistors within one g ate/ c ell.   
  Du al-Vth alg orithms have b een ex tensively stu died and addressed in [18 -2 5 ]. I n g ate level 
Du al-Vth methodolog y, log ic  g ates on timing  c ritic al p aths are assig ned low-Vth valu e, 
whic h means they will b e imp lemented u sing  low-Vth lib rary c ells;  while g ates on the non-
c ritic al p aths are assig ned hig h-Vth valu es, as long  as timing  is not violated, to save leak ag e 
[2 2 ].   
I n [2 3 ] au thors p rop ose a b readth first searc h b ased alg orithm for du al-Vth assig nment. The 




the g ates and the edg es rep resent the c onnec tivity b etween different g ates. The c irc u it is 
b rok en down in levels and all the g ates are assig ned low-Vth initially.  The au thors assu me 
that eac h p rimary ou tp u t of the c irc u it has one fan-in. F u rther, the alg orithm work s b y first 
finding  the nodes on the non-c ritic al p ath and flip p ing  some of the nodes in the non-c ritic al 
p ath to hig h-Vth withou t violating  the delay c onstraint. F inally, the op timal hig h threshold 
voltag e c orresp onding  to the b est saving s in standb y leak ag e p ower is searc hed. This is done 
b y linear searc h;  it p erforms the assig nment for variou s Vth valu es less than 0 .5  Vd d  and 
c omp ares the leak ag e saving s c orresp onding  to eac h valu e of Vth. The op timal hig h Vth valu e 
is then set to b e the Vth with the most saving  in standb y leak ag e p ower. A n iterative max -c u t 
alg orithm is p rop osed in [2 2 ] for du al-Vth op timiz ation.  A  max imal su b set of feasib le nodes 
for hig h-Vth assig nment is determined while satisfying  the c irc u it delay c onstraint.  I n order 
to determine the feasib ility of a node, a threshold valu e for eac h g ate typ e, Tga te _ ty p e     is 
c alc u lated. Tga te _ ty p e  is defined as the differenc e b etween the p rop ag ation delays of a g ate 
when assig ned hig h and low Vth. The slac k  assoc iated with eac h g ate is c alc u lated as the 
differenc e of arrival and req u ired times. I f the slac k  c alc u lated is eq u al or hig her than the 
Tga te _ ty p e ,  the node is c alled feasib le and is assig ned a p ositive weig ht that is eq u al to the 
redu c tion in standb y leak ag e p ower. M ax imu m redu c tion of p ower leak ag e is ob tained when 
the threshold voltag e of all nodes in the feasib le set is c hang ed from low to hig h Vth   . The 
alg orithm finds the larg est set of feasib le nodes su c h that c hang ing  threshold to hig h Vth    
does not violate the timing  c onstraint. The work  p rop osed in [18 -2 5 ], in some form mak e u se 
of the availab le slac k  for leak ag e minimiz ation thereb y not inc u rring  delay p enalty.  
Tr a n s i s t o r  L e v e l  D u a l -V t h  D e s i g n  M e t h o d o l o g y   
   I n the ab ove g ate level Du al-Vth ap p roac h, all the transistors in a c ell are assig ned the same 
threshold voltag e, either low Vth or hig h Vth. H owever, as we will show in the nex t c hap ter, 




leak ag e b y u sing  hig h Vth valu es on transistors off the c ritic al arc s in the c ell.  This tec hniq u e 
is referred to as t r ans i s t o r  lev el d u al-V t h  d es i g n.    
Transistor level Du al-Vth Desig n has b een p reviou sly stu died in [4 , 10 , 2 0 , 2 4 ].  Cells with 
different Vth at transistor level form a mix ed Vth c ell lib rary. I n [2 4 ], the au thors p rop ose a 
methodolog y to ru n transistor level static  timing  analysis. A p p rox imate ex p ressions for delay 
are u sed for c alc u lation and whic h ig nore imp ac t of switc hing  time of b oth N M O S  and 
P M O S  transistors on rise and fall transition. The p rop ag ation delay of eac h variant is 
estimated b y an analytic al ex p ression. This is imp rac tic al for indu strial desig ns where the 
desig n lib raries normally c ontain hu ndreds of standard c ells and req u ire ac c u rate delay data.  
I n [2 0 ] a sensitivity b ased u p siz ing  ap p roac h is p rop osed that b eg ins with assig ning  
nominal-Vth to all transistors and then iteratively assig ns low Vth to transistors b ased on the 
siz ing  and Vth assig nment information.  A n enu meration b ased ap p roac hed is p resented in 
[10 ] for transistor level threshold assig nment. This ap p roac h however g rows q u ic k ly in sp ac e 
and time for g iven inp u t siz e and henc e is not p rac tic al u nder indu strial c irc u mstanc es. A  
p rac tic al ap p roac h is p rop osed in [4 ] to desig n and c harac teriz e the mix ed Vth c ell lib rary. I n 
that ap p roac h, leak ag e effic ient mix ed Vth c ells variants are ap p lied on netlist after the g ate-
level synthesis. A n alg orithm has b een develop ed to rep lac e low Vth c ells with mix ed Vth 
c ells.  The alg orithm ru ns for every c ell instanc e in the final netlist. A  sensitivity fac tor is 
c alc u lated as the ratio of inc rease in slac k  and redu c tion in leak ag e. B ased on the sensitivities 
of eac h timing  arc , a dec ision is made as to whether the c ell shou ld b e rep lac ed b y the mix ed 
variant or not. I f the c ell is rep lac ed with the mix ed threshold version, static  timing  analysis is 
ru n ag ain to c hec k  if timing  c onstraints are met. H enc e the resu ltant netlist has the same area 
b u t with a lower leak ag e than the orig inal netlist.  
I n this work , we p rop ose a transistor level du al-Vth desig n flow that c an b e 
seamlessly integ rated in today’ s indu strial low p ower desig n flow. I t leverag es the 




Comp ared to the ex isting  ap p roac hes, ou r method has the following  advantag es. F irst, 
p reviou s methods are after tec hnolog y map p ing . They lose the op p ortu nity to op timiz e 
leak ag e in the tec hnolog y map p ing  p hase and have severe limitations when the c irc u it has 
tig ht timing  c onstraints. O u r ap p roac h inc lu des the mix ed Vth c ell lib rary at the g ate-level 
synthesis p hase, whic h essentially c reates a larg er solu tion sp ac e for leak ag e op timiz ation in 
the c irc u it. F or ex amp le, we are ab le to have c ell variants with 2 0 %  timing  inc rease on 
c ritic al arc s and leave it to the p roven E DA  tools to map  the c ells, meet the timing  
req u irements and op timiz e leak ag e simu ltaneou sly. While in [4 ], c ell variants c an only have 
1%  timing  p enalty. S ec ond, we p rop ose a divide and c onq u er heu ristic  to desig n the mix ed 
Vth c ell lib rary. This resu lts in a mix ed c ell lib rary of sig nific antly smaller siz e as c omp ared 
to p reviou s methods.  To demonstrate ou r ap p roac h, we u se indu stry standard simu lation 
tools and models to c harac teriz e the c ell variant and b u ild a mix ed Vth c ell lib rary. We have 
su c c essfu lly integ rated ou r desig n methodolog y u sing  mix ed Vth c ell lib rary in one of the 



















Ch a p ter  4 :  D esi gn M eth odology  of  M i x ed-V th  Cells 
I n t r o d u c t i o n  t o  M i x e d  V t h  D e s i g n   
 
A  c ell is the fu ndamental dig ital b loc k  for an A S I C desig n. Cells are the b asic  b loc k s 
of the g ate level netlist. E ac h c ell imp lements a c omb inational or a seq u ential fu nc tion and is 
realiz ed u sing  N M O S  and P M O S  transistors. Cell lib raries c ontain the timing  and p ower 
c harac teristic s of a g iven c ell. E ac h c ell imp lements a c omb inational b loc k  and is of a g iven 
drive streng th. Cell lib raries are u sed to map  a hig h level desig n to a g ate level netlist. A  c ell 
with hig h and low threshold at the transistor level is referred to as a M ix ed Vth Cell. 
G enerally, c ell lib raries c ome in two flavors.  O ne is the H VT c ell lib rary and the other is the 
L VT lib rary.  A n L VT lib rary c ontains c ells where all the transistors are b u ilt with low Vth;  a 
H VT lib rary c ontains all the c ells b u ilt with hig h Vth. Transistor level Du al-Vth refers to 
b u ilding  c ells with mu ltip le thresholds at the transistor level.  F or ex amp le, a N A N D2  c ell has 
two N M O S  and two P M O S  transistors. The hig h Vth version of the c ell wou ld have N M O S  
with hig h threshold and P M O S  with hig h threshold. The low Vth version of the c ell wou ld 
similarly have low thresholds for N M O S  and P M O S .  We c ou ld u se a mix tu re of hig h and 
low thresholds at the transistor level, meaning , eac h of the N M O S  and P M O S  transistors 
c ou ld p otentially have a hig h or a low threshold. Cells with mu ltip le thresholds are henc e 
k nown as M ix ed-Vth Cell and a lib rary c harac teriz ed with mu ltip le c ells with du al thresholds 
are k nown as M ix ed-Vth L ib rary or M VT lib rary.  M VT lib raries are desig ned to have 
c harac teristic s that fall in b etween the H VT and L VT lib raries. The H VT c ells are slower, b u t 
less leak y, whereas L VT c ells are faster b u t have hig h leak ag e. M VT c ells delay 
c harac teristic s are b etter than that of H VT c ells and leak ag e c harac teristic s are b etter than that 




L o w -L e a k a g e  C e l l  V a r i a n t  D e s i g n  
I n a c ell lib rary, the delays of a sp ec ific  c ell are related to timing  arc s of the c ell. A  
timing  arc  defines the timing  relationship  b etween one inp u t and one ou tp u t p in. The 
p rop ag ation delay is defined as the max imu m p in-to-p in delay among  all the timing  arc s in 
the g ate. F or ex amp le, in a two-inp u t N A N D g ate shown in F ig u re 4 .1, there are fou r timing  
arc s from its inp u t p ins a1 and a2  to its ou tp u t p in Z n. These timing  arc s have different rise 
and fall delays. The delay on eac h timing  arc  is shown in Tab le 4 .1. 
U nder the same inp u t slew rate and ou tp u t load c ap ac itanc e, the delay in the timing  
arc s c an differ b y u p  to 5 2 %  ( see the first and last rows in Tab le 4 .1). A s the p rop ag ation 
delay in the g ate is determined b y the c ritic al timing  arc  that has the larg est delay, we c an 
leverag e this timing  asymmetry to redu c e leak ag e b y assig ning  hig h Vth valu es to transistors 
that are on non-c ritic al timing  arc s. 
 Consider ex amp le of a N A N D2  c ell. The L ow Vth version is shown in F ig u re 4 .1 
where b oth N M O S  and P M O S  transistors are in low thresholds. The timing  arc s of this c ell 
are g iven in Tab le 4 .1. When we assig n N M O S  transistor T 1 to hig h Vth, the max imu m 
p rop ag ation delay of the g ate remains the same, b u t the leak ag e redu c es from 1.6 0  nA  to 0 .8 6  
nA .  
Tab le 4 .2  shows the timing  arc  distrib u tion in c ase of a M ix ed Variant of a N A N D2  c ell. 
The timing  arc  nu mb ers of N A N D2  c ell for the M VT c ell are very intu itive.  The 0 1 
transition tak es long er time than 10  transition for the g iven L eng th to Width rations of 
N M O S  and P M O S . 
Thu s, ou tp u t disc harg ing  falls in the non-c ritic al p ath for the g iven c ell and tak es the least 
amou nt of time. H enc e if the transistors on the non-c ritic al p ath are flip p ed to hig h- Vth, it 




 A lthou g h it is trivial in the c ase of the N A N D2  c ell, it b ec omes hard to ap p ly this on 
c omp lex  c ells that have many transistors. A  b ru te-forc e ap p roac h wou ld have to enu merate 
all the 2 n different Vth assig nments in a c ell with n transistors to find the most leak ag e 
effec tive variant. This is not p rac tic al from b oth tec hnic al and ec onomic  p oints of view. 
 } 
Ta b l e  4 . 1: Ti m i n g  a r c s  i n  a  s t a n d a r d  c e l l  n d 0 2d 1 w i t h  1x  d r i v e  s t r e n g t h  f r o m  a  
13 0 n m  c e l l  l i b r a r y . 
a 1 a 2 Z n  D el a y  
( p s)  
01 1 10 78. 415 
1 01 10 98. 14 
10 1 01 108. 95 















Ta b l e  4 . 2: Ti m i n g  a r c s  i n  a  s t a n d a r d  c e l l ,  w i t h  M V T v a r i a n t  n d 0 2d 1 w i t h  1x  
d r i v e  s t r e n g t h  f r o m  a  13 0 n m  c e l l  l i b r a r y . 
 
a 1 a 2 Z n  D el a y  
( p s)  
01 1 10 94. 4 
1 01 10 112. 18 
10 1 01 109. 4 
1 10 01 119. 4 
 
F i g .  1 Sc h ema ti c  vi ew  o f  a n  N AN D 2 
C el l  
  T 3 :  l o w  V t h    T 4 :  l o w  V t h  
  T 1 :  l o w  V t h  
  T 2 :  l o w  V t h  
F i g u r e  4 . 1:  S c h e m a t i c  v i e w  o f  a n  N A N D 2 L V T 















We u se a divide-and-c onq u er heu ristic  to g enerate low leak ag e c ell variant for 
c omp lex  g ates. F irst we p artition a c omp lex  c ell into mu ltip le simp le c ells. F or eac h simp le 
c ell, we p ic k  the most leak ag e effec tive variant and g enerate a new c ell for the orig inal 
c omp lex  c ell. Then we measu re the p rop ag ation delay in this new c omp lex  c ell. I f the delay 
c an meet ou r timing  c onstraint, we save the new c omp lex  c ell as a variant of the orig inal 
c omp lex  c ell;  otherwise, we rep lac e one of the c ell variant of the simp le c ell b y a nominal 
c ell and measu re the delay ag ain for the c omp lex  c ell. This p roc ess rep eats u ntil no new 
c omp lex  c ell c an b e g enerated. 
         Consider a two-inp u t A N D2  c ell whose sc hematic  c onsists of an N A N D2  c ell followed 
b y an inverter c ell I N V, a total of 6  transistors. I nstead of trying  2 6= 6 4  different Vth 
assig nments in this c ell, we ap p ly the low-leak ag e variant of N A N D2  and low-leak ag e 
variant of I N V tog ether. I t p rodu c es a low-leak ag e c ell variant for the A N D2  c ell with a 13 %  
timing  p enalty and a 5 0 %  leak ag e redu c tion.  B y this method, we c an g reatly redu c e the 
  T 3 :  l o w  V t h    T 4 :  l o w  V t h  
  T 1 :  h ig h  V t h  
  T 2 :  l o w  V t h  
F i g u r e  4 . 2: S c h e m a t i c  v i e w  o f  a n  N A N D 2 M V T 




c omp lex ity of c reating  c ell variants for c omp lex  c ells. This method c ou ld essentially b e 
ex tended for mu lti stag e c ells and seq u ential c ells.  
D e s i g n  M e t h o d o l o g y  U s i n g  M i x e d  V t h  C e l l s  
I n this sec tion, we desc rib e ou r methodolog y of desig ning  low leak ag e p ower dig ital c irc u its 
u sing  mix ed Vth c ell lib rary in the c ommerc ial E DA  tools. We first desc rib e a method to 
desig n leak ag e-op timiz ed c ell variant for a standard c ell b y assig ning  hig h Vth to some of its 
transistors. S ec ond, we ex p lain how to b u ild a mix ed Vth c ell lib rary inc lu ding  the new low-
leak ag e c ell variants.  F inally, we p rop ose a method to integ rate this desig n methodolog y in 
the ex isting  E DA  tool. 
A. L o w -L e a k a g e  M V T  C e l l  V a r i a n t  C r e a t i o n  
The asymmetry in the timing  arc s of a g iven c ell is u sed in desig ning  the M VT 
variant of the c ell. A s ex p lained in the p reviou s sec tion, c ritic al timing  arc s of every c ell are 
determined.  
1. Determine for eac h c ell u nder c onsideration, a set of c ritic al arc s. Critic al arc s are 
the timing  arc s that tak e max imu m time for a g iven inp u t transition that resu lts in 
an ou tp u t transition.  
2 . Create variant netlist for eac h typ e of g ate b y systematic ally c hang ing  thresholds 
of variou s transistors. 
3 . Calc u late the timing  arc s of the variant c ell for a g iven slew rate and load 
c ap ac itanc e b ased on the drive streng th of the c ell.  
4 . F rom the timing  arc  nu mb ers of variant c ell, determine the delay p enalties on 
c ritic al arc s and c alc u late the leak ag e. 
5 . I f the delay p enalties on c ritic al arc s are lower than 2 0 %  then save the 
c onfig u ration of the p artic u lar mix ed threshold variant for fu ll lib rary 
c harac teriz ation. 
6 . Choose 1 to 3  b est p ossib le imp lementations, ou t of all the ex hau stive p ossib le 
mix ed threshold imp lementations of a g iven c ell, for c omp lete lib rary 




7.  R ep eat S tep s 1-5  for all the most freq u ently u sed c ells b y simu lating  u sing  
H S P I CE  with netlist c hang ed ac c ording ly 
  
B .  M i x e d  V t h  C e l l  L i b r a r y  C r e a t i o n   
I n an indu stry standard c ell lib rary c u rrently u sed b y the low p ower desig n E DA  tool today, 
there are often two lib raries:  a L VT lib rary that c ontains c ells where all the transistors are 
b u ilt with low Vth;  an H VT lib rary that c ontains all the c ells b u ilt with hig h Vth. The du al-
Vth assig nment alg orithm in the log ic  synthesis of the E DA  tool will map  g ates to c ells in the 
L VT and H VT lib raries u nder timing  c onstraint. H VT c ells are p referred as they have low 
leak ag e. 
We c reate a new lib rary M VT that c ontains c ells whic h have mix ed low Vth and hig h Vth 
in different transistors of the same c ell. We c harac teriz e the delay and leak ag e of c ells in the 
L VT and H VT. We p ic k  ab ou t the top  3 %  of mostly freq u ent u sed c ells. M ore c ells c an b e 
selec ted for ag g ressive low leak ag e desig n. F or eac h c ell, we c reate 1 to 3  variants, as 
desc rib ed in the p reviou s su b sec tion. The max imu m delay p enalty in the c ell variant is set to 
b e 2 0 % . We add the c ell variant to the M VT lib rary and finally, we c harac teriz e the delay and 
leak ag e of eac h c ell in M VT.   
C . D u a l -V t h  D e s i g n  F l o w  U s i n g  M i x e d  V t h  L i b r a r y  
We introdu c e the M VT lib rary in low leak ag e du al-Vth desig n flow. To leverag e the 
effic ienc y and effec tiveness of the du al-Vth assig nment alg orithm in the ex isting  E DA  tool, 
we integ rate the mix ed Vth assig nment p roc ess in the log ic  synthesis stag e. O u r new desig n 
flow is shown in F ig u re 4 .3 . The flow c onsists of three p hases. I n P hase 1, the R TL  
desc rip tion of a desig n is read in and the lib rary is set to H VT in whic h eac h c ell g enerates 
small leak ag e, b u t has larg e delays. The c onseq u ent leak ag e-driven log ic  synthesis p roc edu re 




desig n. O therwise, in P hase 2 , we set the targ et lib rary to b e the c omb ination of H VT and 
M VT.A n inc remental synthesis is p erformed whic h only re-map  the g ates that have neg ative 
timing  slac k  to a lib rary c ell with smaller delay. S inc e c ells in M VT have smaller delays than 
their c orresp ondents in H VT, the delay of the c irc u it will p otentially b e redu c ed. I f the timing  
still does not meet the req u irement, we enter P hase 3 , where the targ et lib rary is set to the 
c omb ination of all H VT, M VT, and L VT lib raries. S inc e the L VT c ontains all the fastest 
c ells, the resu lts after inc remental synthesis shou ld g u arantee that the timing  of the desig n b e 
met.  
We note that it is c ru c ial to start the targ et lib rary with the H VT lib rary instead of the 
c omb ination of H VT, M VT and L VT. S inc e the synthesis alg orithm mak es c ertain heu ristic  
dec isions, it does not always p ic k  the most leak ag e-op timiz ed solu tion. B y ru nning  synthesis 
in three p hases, we g u ide the synthesis tool to u se the leak ag e op timiz ed c ells to the 
max imu m ex tent. B esides, the inc remental synthesis p roc edu re is fast, whic h does not 
inc rease mu c h of desig n-time overhead. 
F inally, we mention that there are two maj or advantag es in ou r method as c omp ared to that in 
[4 ]:  F irst, [4 ] ap p lies mix ed Vth c ells only after the log ic  synthesis is c omp lete. The desig n 
sp ac e of op timiz ing  leak ag e u sing  mix ed Vth c ells is restric ted, b ec au se all the g ates in the 
desig n are map p ed and their ap p roac h c an only rep lac e the c ell with the same typ e of mix ed 
Vth c ell. F or this reason, in their mix ed Vth c ell c reation, they c an only allow 1%  delay 
p enalty, while in ou r ap p roac h we c an allow u p  to 2 0 % . The inc remental synthesis p roc edu re 
will p ic k  the rig ht c ells that meet timing  while op timiz ing  leak ag e. S ec ond, ou r method c an 
b e seamlessly integ rated in the ex isting  E DA  low p ower flow. A s a matter of fac t, when the 
c irc u it has very tig ht timing  c onstraints, we ob serve that [4 ] fails to rep lac e a sing le mix ed 






























P h a se 2 
P h a se 1 
P h a se 3 
R TL D esi g n  
I n c r emen ta l  Sy n th esi s 
Set Ta r g et Li b r a r y  { HV T}  
Lea k a g e D r i ven  Sy n th esi s 
Set Ta r g et Li b r a r y  { HV T,  M V T}  
I n c r emen ta l  Sy n th esi s 
Set Ta r g et Li b r a r y  { HV T,  M V T,  LV T}  
F i n a l  G a te Level  N etl i st 
I s Ti mi n g  met?  
I s Ti mi n g  met?  








Ch a p ter  5 :   I mp lementa ti on 
 
M i x e d  V t h  L i b r a r y  C h a r a c t e r i z a t i o n  
The orig inal L VT and H VT lib raries c ontain 5 9 0  c ells resp ec tively that are 
imp lemented u sing  13 0 nm tec hnolog y. We first identify 15  most freq u ently u sed c ells from 
the L VT lib rary and c reate 1 to 3  variants for eac h of them. 
The  c ells that were c onsidered for the variants b ased on synthesis rep orts of larg e set 
of real desig ns and I S CA S  b enc hmark s -  inv0 d1,inv0 d2  , inv0 d4  , nd0 2 d1 , nd0 2 d2  , 
nd0 2 d4   ,b u ffd1, b u ffd2 , an0 2 d1, an0 2 d2   , an0 2 d4  , or0 2 d1 , or0 2 d2  , or0 2 d4  , nr0 d1 
  We u se S ynop sys H S P I CE  and A tmel tool to c harac teriz e the leak ag e c u rrent and 
delay in the c ell variants and add them to the M VT lib rary as desc rib ed in S ec tion I I .  The 
final nu mb er of c ells in M VT is 4 0 . The following  are the imp lementation details for a g iven 
c ell.  
 H S P I C E  S i m u l a t i o n  S e t u p  
           H S P I CE  was u sed for the timing  c harac teriz ation of the c ell variants. Variants are c ells 
that have mix ed threshold for transistors ( b oth hig h and low) in their c ell top olog y. The first 
step  in the whole p roc ess of M ix ed Threshold CM O S  desig n is  to tak e R C ex trac ted netlist of 
H VT and L VT transistor netlists and c omp are them. When the ex trac ted netlist of nd0 2 d1 and 
nd0 2 d1_ hvt c ells where c omp ared, it was fou nd that the only differenc e was the transistor 





H S P I C E  T i m i n g  C h a r a c t e r i z a t i o n  
 B ased on the drive streng th of the c ell b eing  c harac teriz ed, a set of load and slew 
rang es are determined.  H S P I CE  simu lation is ru n to c harac teriz e the timing  on eac h p in for 
eac h p ossib le transition.  
 L e a k a g e  C h a r a c t e r i z a t i o n  
 L eak ag e of every variant is c alc u lated as the averag e leak ag e p ower for different 
inp u ts to the g ate. A ll p ossib le inp u ts are ap p lied to a g iven c ell and the su b  threshold c u rrent 
is measu red at steady state for every c omb ination. The leak ag e p ower is g iven b y the averag e 
of all p ossib le states.  
L ib rary c harac teriz ation is ru n on all the 4 0  M VT c ells with 13 0 nm model files. The 
final lib rary is ob tained in either .db  or .lib  format whic h c an later b e direc tly u sed b y 
S ynop sys Desig n Comp iler.  
S y n t h e s i s  F l o w   
F ig u re 5 .1 desc rib es the g eneric  synthesis flow for the desig ns u sing  S ynop sys Desig n 
Comp iler. F or every desig n/ b enc hmark  the following  synthesis flow was u sed with different 
desig n sp ec ific  c onstraints.  
 D ev elo p  H D L  F i les :   I n ou r c ase, the H DL  files are g iven either in Verilog / VH DL  
format for synthesis. 
 Sp eci f y  L i b r ar i es :     H VT, M VT, L VT lib raries are the targ et lib raries for variou s 
b enc hmark s. 
 R ead  D es i g n:  This step  refers to reading  the desig n and c hec k ing  for syntax  and 
other link ing  errors and is done u sing  the c ommand r ead _ v er i lo g  
 D ef i ne D es i g n E nv i r o nm ent :   E x ternal and internal op eration c onditions to model the 




for defining  the desig n environment. This inc lu des worst c ase temp eratu re, p roc ess and 
voltag e for 13 0 nm node. A u to wire load models are u sed for estimating  the wire load and 
inverters with 1X  drive streng th are u sed as drive c ells 
 Set  D es i g n C o ns t r ai nt s :   This step  refers to setting  c onstraints that are desig n 
sp ec ific . Timing , area and p ower c onstraints are sp ec ified in this step . F or seq u ential 
b enc hmark s, c loc k  freq u enc y is also sp ec ified with other c loc k  related p arameters in this step .  
The desig n c onstraints are set su c h that the desig n meets timing  when synthesiz ed with targ et 
lib rary as L VT. 
 C o m p i le St r at eg y :   This step  refers to the c omp ile mode u sed for synthesiz ing  the 
desig n. Desig n c omp iler su p p orts many modes and a c omb ination of the modes c ou ld b e u sed 
to synthesiz e the desig n. Comp ile –inc  is often u sed in ou r c ase to p erform inc remental 
synthesis to imp rove the q u ality of resu lts and meet the desig n c onstraints.  
 O p t i m i z e D es i g n:   This step  refers to setting  ap p rop riate op timiz ation flag  to g u ide 
the desig n c omp iler to p erform sp ec ific  op timiz ation. Set _ m ax _ leak ag e_ p o w er  flag  is u sed in 
ou r c ase to op timiz e desig ns for leak ag e p ower. 
 A naly z e and  R es o lv e D es i g n P r o b lem s :   This step  refers to c hec k ing  the synthesis 
rep orts for errors and c hang ing  the flow ac c ording ly to meet the g oals. O ften synthesis is 
done mu ltip le times so as to meet the desig n c onstraints and is u su ally iterative. 
 Sav e t h e d es i g n d at ab as e:    This is the last step  in synthesis and refers to saving  the 















Ch a p ter  6 :   R esu lts 
L e a k a g e  R e d u c t i o n   
A fter synthesis, the P ower Comp iler rep orts the total leak ag e p ower in eac h desig n. The 
resu lts are shown in Tab le 6 .1. The first eleven desig ns are from I S CA S  b enc hmark s and the 
last three are real desig ns from A TM E L  Corp . [2 9 ]. The nu mb er of c ells in the desig ns rang es 
from 12 6 9  to 70 9 6 6 . The c irc u its are first map p ed to L VT lib rary and the delays are shown in 
the third c olu mn. We u se this delay as the timing  c onstraint in the du al-Vth assig nment. The 
synthesis desig n flow ex p lained b efore is u sed to targ et a desig n to a c omb ination of different 
lib raries.  
 
The fou rth c olu mn shows the total leak ag e p ower in eac h c irc u it. The fifth c olu mn shows the 
leak ag e redu c tion when we ap p ly the c onventional du al-Vth assig nment u sing  H VT and L VT 
lib raries. 3 4 %  leak ag e p ower redu c tion is ac hieved on averag e. The six th c olu mn shows the 
leak ag e p ower redu c tion when ou r mix ed Vth c ell desig n methodolog y is ap p lied. We c an 
ob serve an averag e of 4 0 %  leak ag e redu c tion, whic h is 9 %  imp rovement over the du al-Vth 
assig nment with only H VT and L VT lib raries.   
 
Considering  I S CA S  b enc hmark s alone, the averag e leak ag e redu c tion and imp rovement are 
4 2 %  and 10 %  resp ec tively. I t shou ld b e noted that desig n3  has small imp rovement ( 2 % ) over 
c onventional du al-Vth flow. This is b ec au se the desig n3  has many c ells with p ositive timing  
slac k , whic h mak es it p ossib le for Desig n Comp iler to u se many c ells from the H VT lib rary, 






Ta b l e  6 . 1: L e a k a g e  r e d u c t i o n .  
 
 
M V T C e l l  U s a g e  S t a t i s t i c s  
The statistic s of L VT, H VT and M VT c ell u sag e in the synthesiz ed N etlist are rep orted in 
Tab le 6 .2 . The sec ond c olu mn shows the total c ou nt of M VT c ells. The third and fou rth 
c olu mns show only the c ou nt of the 15  most freq u ently u sed typ e of L VT and H VT c ells;  
only these c ells may have variants in M VT. We ob serve that on averag e 16 %  of c ells in the 
desig n b elong  to the 15  most freq u ently u sed c ells, as shown in the fifth c olu mn. I t indic ates 
the p erc entag e of the desig n sp ac e that ou r ap p roac h is op timiz ing . The last c olu mn shows the 
D e s i g n  # C e l l   
D e l a y  
( n s )   
L e a k a g e  
( u W )   
L V T 
L e a k a g e  R e d .  
( %)  
H V T+ L V T 
L e a k a g e  R e d .  
( %)  
H V T+ L V T 
+ M V T 
i m p r o v .  
% 
C 2670 1269 1. 6 1. 03 16. 67 33. 28 19. 94 
C 3540 1669 3. 2 1. 42 22. 84 26. 06 4. 18 
C 5315 2307 2. 5 1. 61 26. 25 39. 85 18. 44 
C 6288 2416 8. 5 2. 57 13. 88 16. 61 3. 18 
C 7552 3513 2. 25 2. 08 26. 45 33. 70 9. 86 
s9234 5808 2. 3 0. 98 18. 32 22. 93 5. 64 
s35932 12204 2 7. 12 41. 89 44. 23 4. 02 
s15850 10306 3. 2 3. 26 46. 98 60. 68 25. 84 
s38417 23815 3. 2 10. 54 45. 82 49. 56 6. 89 
s13207 8589 2. 75 2. 84 64. 45 65. 38 2. 61 
s38584 20679 3. 2 8. 12 61. 02 64. 37 8. 58 
D esi g n 1 16838 4 30. 2 19. 45 24. 3 6. 02 
D esi g n 1 30644 4. 2 43. 08 14. 62 21. 01 7. 48 
D esi g n 3 70966 13 85. 57 63. 58 64. 2 1. 94 




p erc entag e of c ells that have b een map p ed to M VT lib rary among  the freq u ently u sed c ells. 
This rep resents the p erc entag e of c ell from whic h leak ag e has b een op timiz ed u sing  M VT.  
 
 
Ta b l e  6 . 2: M V T c e l l  u s a g e .  
 
To t a l  N e g a t i v e  S l a c k  S t a t i s t i c s  
Total neg ative slac k  ( TN S ) refers to the su m of the neg ative slac k  p resent in the desig n when 
the desig n does not meet timing . To ob serve the TN S  statistic s, desig ns are over c onstrained. 
The Tab le 6 .3  shows the TN S  for the desig n C75 5 2  when the timing  c onstraint is 1 ns. I t is 
D e s i g n  
 
#M V T 
C e l l s  
#H V T 
C e l l s *  
# L V T 
C e l l s *  
% 
F r e q u e n t l y  
U s e d    C e l l s  
%M V T 
 U s e d  
C 2670 50 270 15 26 15 
C 3540 54 133 27 13 25 
C 5315 84 231 30 15 24 
C 6288h  265 388 62 30 37 
C 7552 80 304 46 12 19 
s9234 58 137 23 4 27 
s35932 119 1027 32 10 10 
s15850 102 656 36 8 13 
s38417 355 1246 142 7 20 
s13207 61 521 21 7 10 
s38584 229 2173 55 12 9 
D esi g n 1 587 3128 322 24 15 
D esi g n 2 2748 5265 957 29 31 
D esi g n 3 937 19708 371 30 4 




ob served that when the desig n is over c onstrained, the total neg ative slac k  distrib u tion in c ase 
the L VT+ M VT+ H VT is the lowest and is 14 %  lower than the L VT c ase. A lso ob serve that 
the slac k  in the c ritic al p ath is lowest for the L VT+ H VT+ M VT. This resu lt indic ates that 
having  M VT lib rary also g ives another advantag e of imp roving  the timing  resu lts. This resu lt 
is intu itive in the sense that a b etter slac k  u tiliz ation is ob served in c ase of H VT+ L VT+ M VT 
c ase.  
Ta b l e  6 . 3 : To t a l  N e g a t i v e  S l a c k  S t a t i s t i c s  
D esi g n    N a me :  C 7552    ,  Ti mi n g  C o n str a i n t =  1 n s 
Li b r a r i es W o r st Sl a c k  TN S 
LV T -1. 16 -48. 98 
LV T+ HV T -1. 07 -46. 2 
LV T+ M V T+ HV T -0. 95 -42. 37 
HV T -1. 89 -85. 34 
 
H enc e, having  M VT g ives u s advantag e in the sense that it c ou ld at times imp rove timing  and 















Ch a p ter  7 :  Conclu si on a nd F u tu r e W or k 
 
 
I n this thesis we p resent a methodolog y to u se mix ed Vth c ells in the du al-Vth desig n flow 
and integ rate it in the ex isting  E DA  tool. O u r methodolog y leverag es the synthesis p roc edu re 
in the E DA  tool and c reates more c hanc es for the E DA  tool to op timiz e leak ag e with mix ed 
Vth c ells. We ap p lied this methodolog y on b oth I S CA S  b enc hmark s and real-life desig ns 
u sing  a state-of-the-art indu stry E DA  tool. We ac hieve on averag e 4 0 %  leak ag e p ower 
redu c tion whic h is 9 %  imp rovement over the c onventional du al-Vth desig n flow. 
F u rthermore, the p otential to redu c e/ rec over leak ag e also ap p ears to b e hu g e. O n averag e 
only 16 %  of the desig n sp ac e has b een selec ted for leak ag e op timiz ation and 19 %  of the 
M VT c ells are u sed. 
 
A s an ex tension to this work , similar desig n flow ap p roac h c ou ld b e ap p lied to desig ning  
standard c ells with g ate leng th b iasing  as an alternative way to imp rove leak ag e. The sec ond 
alternative to desig ning  standard c ells is to effic iently u se siz ing  on H VT c ells so as to 
imp rove their timing  withou t inc reasing  the area with minimal inc rease in leak ag e.  This 
method is ex p lained with an ex amp le of a N A N D2  c ell with 1X  drive streng th. When 
standard c ells are desig ned for a g iven lib rary, often, the heig ht of the standard c ell is fix ed 
also k now as the p i t ch . The leng th of every transistor was also fix ed in A tmel’ s L ib rary and is 
eq u al to 0 .13  mic rons. The heig ht of a standard c ell is fix ed su c h that a 2 X  drive streng th of 
N A N D2  c ell c an b e fitted in. This is p u rely a desig n metric  u sed for simp lic ity for desig ning  







Ta b l e  7 . 1: D e l a y  v a l u e s  f o r  a  1X  N A N D 2 c e l l  w i t h  t r a n s i s t o r  s i z i n g  
a 1 a 2 Z n  D el a y  
( p s)  
HV T c el l  
D el a y  
( p s)  
Si z i n g _ T1 
D el a y  ( p s)  
Si z i n g _ T1_
T3 
 
D el a y  ( p s)  
LV T C el l  
01 1 10 103 104 104 78 
1 01 10 131 132 132 98 
10 1 01 148 148 129 109 
1 10 01 161 139 140 119 
  
Ta b l e  7 . 2: W i d t h  S i z i n g  a n d  L e a k a g e  f o r  v a r i o u s  t r a n s i s t o r  c o n f i g u r a t i o n  
Si z i n g  P M O S_ T1  
( mi c r o n s)  
P M O S_ T3 
( mi c r o n s)  
N M O S_ T2 
( mi c r o n s)  
N M O S_ T4 
( mi c r o n s)  
Lea k a g e 
( n W )  
N AN D 2_ LV T 0. 65 0. 65 0. 58 0. 58 1. 73 
N AN D 2_ HV T 0. 65 0. 65 0. 58 0. 58 0. 20 
N AN D 2_ HV T_ T1 0. 72 0. 65 0. 58 0. 58 0. 21 
N AN D 2_ HV T_ T1_ T3 0. 72 0. 72 0. 58 0. 58 0. 21 
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This essentially means that all the c ells with 1X  drive streng th wou ld have an  u nu sed 
area left. This c ou ld p otentially b e ex p loited b y siz ing  the transistors on c ritic al p ath of the 
c ell to g ain p erformanc e while k eep ing  the leak ag e low.  
 
F or ex amp le, in c ase on a N A N D2  1X  c ell, the timing  arc , leak ag e and siz ing  details are 
g iven in Tab le 7.1 and Tab le 7.2  . We note that from timing  arc s, P M O S  transistor fall in the 
c ritic al p ath for the g iven siz ing  ratios. H enc e when the P M O S  transistors of the H VT c ells 
are siz ed, we g et ap p rec iab le delay imp rovements. I n the N A N D2 _ H VT_ T1_ T3  c ase, the 
delay on the c ritic al arc s g et imp roved b y 12 %  with little inc rease in leak ag e when c omp ared 
to a H VT c ell and is arou nd 12 %  slower than the L VT c ell. This wou ld mean that the c ell 
wou ld have c harac teristic s that are ex ac tly b etween the H VT and the L VT c ell, while the 
leak ag e is redu c ed b y 8 X .  The p enalty p aid when siz ing  is done is to do with the inc rease in 
the inp u t c ap ac itanc e and inc reases linearly with siz ing .  
 
H enc e, transistor siz ing  c ou ld b e c omb ined with desig ning  M ix ed Vth Cells to redu c e leak ag e 
withou t too mu c h p enalty.  This method p resents a hu g e p otential in terms of g aining  on 
















Ap p endi ces 
 
N o m e n c l a t u r e :   
 The nu mb er after the alp hab et “ d”  in any c ell name indic ates the drive streng th of the 
c ell. F or ex amp le, inv0 d1, wou ld me it’ s an inverter with 1 inp u t, 1 ou tp u t with 1X  drive 
streng th.  “ I nv”  indic ates its inverter. “ nd”  stands for N A N D, “ nr”  stands for N O R  , “ an”  
stands for A N D g ate , “ or”  stands for an O R  g ate ,“ df”  wou ld stand for a D- flip  flop  and 
“ b u ff”  stands for a B U F F E R .   The dig it following  the typ e of g ate u su ally g ives information 
ab ou t the nu mb er of inp u ts to the g ate. F or ex amp le, an0 2 d1 wou ld mean its two inp u ts and 
g ate, with 1 X  drive streng th.  
L i s t  o f  t o p  15  cells  ar e g i v en b y    
I nv0 d1, I nv0 d2  , inv0 d4  , nd0 2 d1 , nd0 2 d2  , nd0 2 d4   ,b u ffd1, b u ffd2 , an0 2 d1, an0 2 d2   , 
an0 2 d4  , or0 2 d1 , or0 2 d2  , or0 2 d4  , nr0 d1 , dfc rq 1 
Timing , leak ag e valu es of eac h of the g ates havent b een disc losed in the thesis for the reasons 
of c onfidentiality. F or more details readers c ou ld c ontac t 
B arb ara G  S tamp s 
            Desig n M anag er, A tmel Corp oration 
            Chesap eak e Desig n Centre  
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